Specifies stage 2 architecture for separating control and user plane functions of SGW, PGW, and TDF in EPC.
View the full specification with interactive table of contents, version history, and AI analysis.